The time elapsed from the application of an ideal step input to the time at which the system output has entered and remained within a specified error band.
setup time
The minimum amount of time a data signal must be held stable before the occurrence of a clock edge in a digital circuit.